Delay computation in combinational logic circuits is complicated by the existence of unsensitizable (false) paths and this problem is arising with increasing frequency in circuits produced by high-level synthesis procedures. Various sensitization conditions have been proposed in the past to eliminate false paths in logic circuits, but we use a recently developed single-vector condition, that is known to be necessary and su cient for a path to be responsible for the delay of a circuit (i.e. true) in the oating delay model.
Introduction
Delay computation in combinational logic circuits is complicated by the existence of unsensitizable (false) paths and this problem is arising with increasing frequency in circuits produced by high-level synthesis procedures. Various su ciency conditions for a path to be responsible for the delay of the circuit have been o ered in the past. The general framework for this work has been the observation that for a path to be true in the combinational circuit under consideration it must be true in the oating delay model 4] . The oating delay model is a model for the delay of a circuit that looks at the sensitization of paths in the circuit on a single vector and makes conservative assumptions about the prior state of the circuit on application of that vector. Work in this model has included results by 2] 1] 9] and 4].
The two important issues in eliminating false paths are correctness and e ciency. While the work of 2, 9] and others made signi cant strides in the direction of correct false path identi cation even the recent work of 9] , that proposed a condition called viability, could not be said to correctly identify the paths that were responsible for the delay of the circuit, although it could accurately identify the delay of the circuit in the oating delay model.
The ability to correctly identify paths that are responsible for the delay of a circuit is absolutely necessary for proper performance optimization, but it was not until the work of 4] that a condition was o ered that correctly identi ed true paths in the oating delay model. An equivalent necessary and su cient condition for a path to be true in the oating delay model was given with an independent derivation in 5] and there the failure of the viability criterion was also demonstrated.
Given necessary and su cient conditions for a path to be true the problem remains to eliminate false paths and determine the correct delay of a circuit in a computationally e cient manner. Correctness issues aside, the principal problem with previous false-path eliminating static timing veri ers has been that they compute the truth or falsity of one path at a time. This approach can be unacceptably slow for circuits with large numbers of paths. The work of 5] introduced a general timed-test generation strategy that enabled the consideration of entire sets of paths, rather than individual paths, avoiding the need for explicit path enumeration in false path identi cation. While the results presented for a simple implementation of timed test generation in 5] resulted in substantial speed improvements over the implementations of 4, 9] , the initial implementation still left much to be desired in terms of e ciency. In this paper, we use the general timed-test generation framework of 5] but provide details on the implementation techniques necessary to make a computationally e cient oating delay calculator. To use stuck-at-fault testing methods, in 5] the analogs of the stuck-at-fault and the D calculus were introduced, but in this paper we show how a computationally e cient test generator can be constructed.
We provide a comprehensive set of results that show signi cant speed-ups over previous delay computation techniques.
This paper is organized as follows: In Section 2 we provide the notation and terminology used. In Section 3, we brie y review the work of 4, 5] . In Section 4, we present our global strategy for timed test generation, that uses timed forward and backward implication, and timed backtrace procedures. The timed forward implication, backward implication and backtrace procedures are described in Sections 5, 6 and 7, respectively. Experimental results on a wide variety of circuits are provided in Section 8.
De nitions and Notation
As this paper will span the areas of synthesis, testing and timing analysis we need to provide minimal amount of terminology from these elds.
Logic Synthesis
A Boolean function F of N variables is a mapping from B N = f0; 1g N ! f0; 1g. We model B N as a Binary N-cube. A vertex v 2 B N for which F(v) = 1 is a member of the ON-set. If F(v) = 0 then v is a member of the OFF-set.
A literal is a Boolean variable or its complement. We formally de ne a cube as a set of literals and we interpret the cube as a product of literals. For example fa; b; cg is a cube, interpreted as a b c which may be abbreviated to abc. A minterm is a cube in which every variable in the Boolean function appears. We may interpret the minterm as a vertex in the N-cube.
Minterms and cubes may be used to represent the values of a set of input variables: e.g. xyz is shorthand for x = 1; y = 0; and z = 1. In this way there is a natural correspondence between an input vector or input stimulus, a minterm and a vertex in the N-cube. This correspondence may be extended to cubes where unspeci ed values in the function are assumed to be unde ned values.
Thus, if a circuit C has inputs v; w; x; y; z then applying the cube xyz to C is shorthand for applying v = X; w = X; x = 1; y = 0; and z = 1. (Here X denotes an unknown value.) 3 
Testing
A Combinational Logic Circuit is represented as a labeled, directed, acyclic graph (dag) G = (V; E) with each vertex v labeled with the name of a primitive gate such as and, or or not, or with the name of a primary input or output. In general, a combinational logic circuit can be created from gates of arbitrary complexity, but to simplify the discussion we assume that the circuit is expressed in terms of primitive gates. There is an edge < u; v > in V between two vertices if the output of the gate associated with u is an input to gate v. The members of V that have no fan-in are the only vertices that may be labeled with the name of a primary input. The members of V that have no fan-out are the only vertices that may be labeled with the name of a primary output.
If the output of a gate, g 1 , is connected to an input of gate, g 2 , g 1 is a fanin of g 2 . Gate g 2 is a fanout of gate g 1 .
A single-output combinational logic circuit computes a Boolean function in the obvious way. An N input M output combinational logic circuit computes a pseudo-Boolean function from B N ! B M .
As we will be dealing primarily with combinational logic circuits in this paper, we will use circuit to mean combinational logic circuit.
A gate has an input/output stuck-at-1 if the logical value associated with the input/output is 1 independently of the value presented at the input. Stuck-at-0 can be de ned similarly. A circuit has a single-stuck-at-fault if there is one stuck-at-fault in the circuit. A circuit has a multiplestuck-at-fault (multifault) if there are one or more stuck-at-faults in the circuit.
For a fuller treatment of testing terminology, see 3, 7].
Timing
In this section we introduce terminology that will allow us to discuss timing issues as well as fault models for temporal behavior.
A path in a combinational circuit is an alternating sequence of vertices and edges, fv 0 ; e 0 ; :::; v n ; e n ; v n+1 g, where edge e i , 1 i n, connects the output of vertex v i to an input of vertex v i+1 . For 1 i n, v i is a gate; v 0 is a primary input and v n+1 is a primary output. Each e i is a net. With each vertex v (edge e) we associate a delay d(v) (d(e)).
The length of a path P = fe 0 ; v 0 ; e 1 ; :::; e n ; v n ; e n+1 g is de ned as D(P) = P n i=0 d(v i ) + P n+1 i=0 d(e i ).
An event is a transition 0 ! 1 or 1 ! 0 at a gate. Consider a sequence of events, fr 0 ; r 1 ; :::; r n g occurring at gates fg 0 ; g 1 ; :::; g n g along a path, such that r i occurs as a result of event r i?1 . The event r 0 is said to propagate along the path.
A controlling value at a gate input is the value that determines the value at the output of the gate independent of the other inputs. For example, 0 is a controlling value for an and gate. A non-controlling value at a gate input is the value which is not a controlling value for the gate. For example, 1 is a non-controlling value for an and gate. We say a gate g has a controlled value if one of its inputs has a controlling value; otherwise, we say g has a non-controlled value. Let = fv 0 ; e 0 ; :::; v n ; e n ; v n+1 g be a path. The inputs of v i other than e i?1 are referred to as the side-inputs to . We say that is statically sensitizable if there exists an input vector such that all the side-inputs along settle to non-controlling values. Let = fv 0 ; e 0 ; :::; v n ; e n ; v n+1 g be a path in a circuit C. We say that an input vector w statically sensitizes to a 1(0) path in C i the value of v n+1 is 1(0) and for each v i , 1 i n + 1, if v i has a controlled value then the edge e i?1 is the only input of v i that presents a controlling value.
We say that an input vector w statically co-sensitizes to a 1(0) path in C i the value of v n+1 is 1(0) and for each v i , 1 i n + 1, if v i has a controlled value then the edge e i?1 presents a controlling value.
Note that if a path is sensitized to a 1(0) then it is either statically sensitized to a 1(0) or it is statically co-sensitized to a 1(0). If a path is not sensitized to a 1 or 0 then the only other static behavior of a path on an input vector is that it may present a non-controlling value at a gate on the path and a path along some side-input presents a controlling value at that gate.
The critical path is the longest sensitizable path in the circuit. The delay of a circuit is the length of the critical path.
Review of Relevant Theory
In 4] a condition that is necessary and su cient for a path to be responsible for the delay of a circuit, was presented. This condition is summarized below. Proposition 3.1 For a path to be responsible for the delay of a circuit for input vector v, the following must be true at each gate g along the path:
1. If all inputs are non-controlling at g, then must be the last to present the non-controlling value.
5
2. If there is even one controlling value at the inputs to g, then must be the rst to present the controlling value.
The condition above directly translates to false path identi cation algorithms that operate on a per path basis. In 5] an alternative condition, equivalent to the one above, is given in terms of the detection of multifaults in an ENF description of a circuit or alternatively in a leaf-DAG. This condition naturally leads to a delay analysis procedure that avoids explicit path enumeration. In particular, determining the truth or falsity of a set of paths , all of length , was reduced to one of generating a test for a multiple stuck-at fault in the circuit, along paths in .
To avoid an explicit construction of a leaf-DAG or ENF representation of a circuit a timed D calculus was presented in 5] to allow for e cient multiple stuck-at fault test generation.
We brie y outline this procedure below: Assume a multilevel circuit C 0 , where all inverters are at the primary inputs. For each edge e i in C 0 , a quantity max(e i ) is determined which is the length of the longest path starting at the head of edge i and ending at the primary output of the circuit. In the multilevel circuit each fanout edge e i of a primary input for which max(e i ) may have a D or a 0 on that edge. (The D is placed after any inverters present at the inputs.) For each such e i , there is a path starting at e i along which the D may propagate to the output. For each D that we are trying to propagate forward through the circuit, there is an associated value D:s, which captures timing information associated with the error value. For each D placed on the fanout edges of the primary inputs, D:s = 0.
Evaluation of the output of a gate, g, given its inputs, is done in a manner similar to the standard D-calculus 10] with two di erences. The rst is that the evaluation for each fanout edge, e i , of g is done separately. Thus, the di erent fanout edges may evaluate to di erent values. The second is that the timing information of each error value E (D or D), i.e. E:s is taken into account while evaluating the value for e i .
The following cases describe the evaluation of the value on e i , given the values on the inputs to g for some input vector v.
1. There is a controlling value at the input of g: This forces e i to the corresponding controlled value.
2. Each input of g has a non-controlling value on it: e i takes on the non-controlled value. It was proven in 5] that the timed D calculus described above would allow the propagation of the multiple stuck-at fault only along paths of length . This result, in conjunction with the result that testing for the multiple stuck-at fault is equivalent to checking if any of the paths in are responsible for the delay of the circuit as per Proposition 3.1, provides a correct delay computation algorithm. 4 The Overall Algorithm
Introduction
The theorem and calculus presented in the previous section point us toward a strategy to determine the delay of circuit that uses stuck-at fault test generation algorithms. Note that the timing information restricts the propagation of the fault or line justi cation along a particular set of paths. In this section we will describe an overall strategy toward timed test generation, used in our timed-test implementation TrueD-F, that is reminiscent of the FAN 7] algorithm for stuck-at fault test generation. Rather than generating tests for multiple stuck-at faults at certain input stems in the circuit, we will be generating timed tests for a stuck-at fault at the output of the circuit, while restricting the paths that are sensitized to a 1 (0), satisfying the conditions of Theorem 3.1.
The Basic Algorithm and Constituent Procedures
The timed test generation algorithm receives as input a single-output combinational logic circuit with associated delays on the links and/or gates in the circuit, a number corresponding to the required delay, and a value (1 or 0) corresponding to the logic value at the output for which we are checking the delay. The algorithm answers the question: \Is the delay of the circuit when a logic 1 (0) is asserted at the output greater than or equal to ?" The overall organization of the algorithm in given in Figure 1 . The justi cation list denoted jlist contains the core information during any point in the search. The justi cation list is initialized to the primary output with the appropriate required delay value before the search is begun in search 1.
The procedure search 1 detailed in Figure 2 , picks a gate on the justi cation list, and calls the backtrace procedure to nd a primary input whose logical value is currently unknown. The backtrace procedure is described in Section 7. The primary input is set to a 1 value and the implication procedure is called. The implication procedure involves both forward and backward implication which are described in Sections 5 and 6, respectively. The implication procedure may produce a logical or temporal con ict. If no con ict occurs, search 1 is called recursively. The procedure terminates in success in search 1 if the justi cation list is empty. In the case of a logical or temporal con ict in search 1, we backtrack to the most recent primary input setting. The primary input is set to the 0 value and search 2 detailed in Figure 2 is called. Failure results if either the backtrace procedure is unable to nd a primary input to set, or if the space has been completely enumerated without success in search 2. In the case of con ict or failure, we have to restore the state of the network to what it was immediately prior to the primary input setting that caused this failure. This is done much the same as in test generation algorithms 7], using a incremental change list in a restoration routine.
The Timed Value of a Gate
The timed value for each gate in the combinational logic circuit has three elds, a logic value timed value.value, a lower bound on the delay timed value.lower, and an upper bound on the delay timed value.upper. Initially, all the logic values are 2's (a "2" refers to an unassigned value, it could be either a 0 or a 1), and the lower and upper bounds are the graphical lower and upper bounds, i.e. the length of the topologically shortest and longest paths from any input to the gate. As primary inputs are set to known values, these bounds are tightened during the forward simulation due to the sensitization or blocking of paths to these gates. These elds are also changed by backward implication, when we infer required values at particular gates, given the requirement at the primary output.
The Justi cation List
During the search gates are added to the justi cation list during backward implication, and removed from the list during forward and backward implication. The justi cation list can be viewed as a frontier of gates that corresponds to the remaining gates whose logic/delay values have to be justi ed by setting more primary inputs. When the justi cation list becomes empty, the search is successfully completed. The answer to the question \Is the delay of the circuit when a logic 1 (0) is asserted at the output greater than or equal to ?" is yes. If the search space has been exhaustively enumerated without the justi cation list becoming empty, the search has failed. The answer to the question posed is no. The search may be aborted due to excessive backtracking. In this case, the question has remained unanswered.
Note that the same variable timed value is used for both the actual logic/delay values at a gate due to primary input settings, and the required values inferred by backward implication. In the latter case, the gate will be on the justi cation list. An invariant that is followed throughout the search that de nes the meaning of the justi cation list is as follows: Any gate whose inputs produce the values in the timed value eld of the output should not be on the justi cation list. All gates whose inputs do not produce the values in the timed value eld of the output should be on the justi cation list.
Another point worthy of note is that unlike in logic testing, gates may be added to the justi cation list more than once during backward implication. This is elaborated on in Section 6.
Having given a general overview of the algorithm, in the subsequent sections the principal steps of timed forward implication, timed backward implication and timed backtrace are treated in detail. 5 Timed Forward Implication
Timed Implication
The timed implication procedure follows the organization shown in Figure 3 . The primary input is set to the given logical value and the e ect propagated into the circuit using the forward set routine. The forward set routine schedules the fanout of the changed primary input, and event-driven timed simulation follows in forward imply. This is followed by backward implication. The two procedures are iterated over till the circuit values do not change. In general, setting a gate in the circuit to a particular value during forward or backward implication requires the forward scheduling of all its fanouts, and the backward scheduling of all fanouts that are on the justi cation list.
Con icts are detected during both the implication procedures. These con icts may be time con icts or logical con icts. During forward implication, gates may be removed from the justi cation list. During backward implication, gates may be added to or removed from the justi cation list.
Timed Calculus
The 
Scheduling and Con ict Detection
The forward implication routine is detailed in Figure 4 . It is a simple routine that sequentially picks gates from the forward schedule queue and evaluates the gates based on the timed calculus of the previous section. The routine forward set (also in Figure 4 ) checks for con icts once a gate has been evaluated. Logical con icts correspond to opposing logical values, i.e. 1 instead of 0, 0 instead of 1. Note that logical con icts occur in forward implication because backward implication may have inferred the opposite values at these gates based on the required value at the primary output and primary v1 ! Table 1 : Timed Calculus input settings. Temporal con icts correspond to the ranges of delay values existing at the gate not intersecting the range of possible values due to the primary input settings. For instance, the lower bound on the required value at the gate (inferred by backward implication) may be larger than the upper bound on the delay produced by forward implication.
If con icts do not occur, it is possible that a gate on the justi cation list may have been successfully justi ed. Successful justi cation implies both the logical and timed values required at the gate have been produced by the primary input settings.
The delay and logic values at a gate are updated based on the intersection of the values already existing at the gate and the values produced by forward implication. The array INT computes the logical value corresponding to the commutative algebra de ned by INT Backward implication is tied to the current justi cation list. It follows the same overall organization as forward implication. The backward imply routine is detailed in Figure 5 . The routines backward set 1 and backward set 0 are called to backward imply a 1 or 0 at the output of the gate under consideration. We will describe these basic routines in the next two sections, assuming that the gate under consideration is an and gate. The routines can easily be generalized to arbitrary simple gates.
Backward Implying a 1
During purely logical backward implication, given an and gate with a 1 at its output, one simply assigns logic 1 values to all the fanins (while checking for possible logical con icts), removes the gate from the justi cation list if it was on the list, and adds all the fanins (i.e. fanin gates) to the justi cation list if their logical values were previously unknown.
Timed backward implication of a 1 at the output of an and gate is more complicated and is described in Figure 6 . When the output of an and gate is a 1, the slowest of the 1's at its fanins is responsible for the delay at the output of the gate.
As in logical implication, each fanin gate is set to a 1, and if the previous value was unknown, the fanin gate is added to the justi cation list. If the previous logical value was 0, we have detected a con ict.
Addition to the justi cation list is performed using the routine jlist add or modify described in Figure 7 . As mentioned at the end of Section 4, we may be adding a gate to the justi cation list more than once during the search. The required logical values for the gate at each addition have to be consistent, as do the delay values. Consistency in the delay values simply means that the intersection of the two ranges in delay required should be non-empty. For example, we may place a gate on the justi cation list requiring a logical value of 1 and delay bounds of (2, 6) . Later on, we may nd that we also require delay bounds of (3, 7) . In this case, we will modify the delay bounds of the gate to (3, 6), i.e. the maximum of the lower bounds and the minimum of the upper bounds. The above intersection is the same as the computation in the forward set routine (cf. Section 5).
We have a required delay value at the output of the gate. The fanins that are guaranteed to be late enough, i.e. whose lower delay bound plus the arc delay from the fanin to the gate is greater than the lower bound required at the output of the gate, are found. The fanins that are candidates are those whose upper delay bound plus the arc delay from the fanin to the gate is greater than the lower bound required at the output of the gate. Thus, the fanins which are late are also candidates.
If no candidates exist, we have a time con ict. If at least one fanin exists which is guaranteed to be late enough, we delete the gate from the justi cation list, since its required time and logical value will be satis ed by placing all its fanins on the justi cation list. If no such fanin exists we cannot delete the gate from the justi cation list, because we do not know if any of the fanins is eventually going to satisfy the arrival delay at the gate. Further, we cannot arbitrarily make a decision at this stage regarding the fanin which is eventually going to satisfy the arrival delay. 1 If the number of candidates is exactly one, we can ask for the required delay on this fanin, place it on the justi cation list, and delete the gate from the justi cation list.
Backward Implying a 0
We have more choices in backward implication of a 0 at the output of an and gate, and this restricts the cases where we nd unique backward implications. When the output of an and gate is a 0, the fanins can be at 0, 1 or 2 values. The fastest of the 0's at its fanins is responsible for the delay at the output of the gate.
As before we walk through the fanins to the gate under consideration. If we nd a fanin that is at an unknown value, but is too early to satisfy the delay requirement at the output of the gate, we set the fanin to the non-controlling value of 1. This means that the fanin will not be responsible for the delay at the output of the gate, since the output is at a 0. We place this fanin on the justi cation list, asking for a logical value of 1, but a -INFINITY delay value, since we do not care as to when this fanin arrives. Inputs that are unknown, but which are candidates for setting to 0 or 1 are detected.
We check for time con icts in the case of fanins that are already at the 0 logical value but are too early. We detect fanins that are at logic 0 and which are guaranteed to be late enough, and fanins at logic 0 which are not guaranteed to be late enough but are candidates for being responsible for the delay at the output. The candidate fanins are added to the justi cation list.
If no two or no candidates exist, i.e. the inputs are all 1's or early 2's we have a time con ict. If there is exactly one candidate fanin with an unknown value, then we can ask for the required 0 value at this fanin, place this fanin on the justi cation list, and delete the gate from the justi cation list. If there are no candidates with unknown values, then the candidates with 0 values which have been added to the justi cation list are guaranteed to collectively satisfy the arrival delay at the output of the gate, and we remove the gate from the justi cation list.
A Modi cation to Forward Implication
Given that gates exist on the justi cation list that have output values which may be inconsistent with their input values, a modi cation is necessary to the forward implication calculus in order to detect con icts quickly.
Consider a 3-input and gate on the justi cation list with an output value of 0. Assume that the inputs are at 1, unknown (2) and unknown (2) respectively. When this gate is evaluated using the timed calculus of Table 1 , all three inputs are assumed to be responsible for the delay at the output, since the output value according to the calculus is an unknown (2) . However, the additional information that we have regarding the output value of the gate, allows us to ignore the 1 input to the gate in forward implication, obtaining a tighter range on the delay values at the output.
In order to ensure that tighter bounds are calculated, while asking for a 0 at the output of a gate during backward implication, we forward schedule the gate as shown in Figure 7. 7 Timed Backtrace
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The timed backtrace procedure searches for a path of \unknown" values from a member of the justi cation list to a primary input that is at an unknown value. The path that is traversed is either a path consisting of gates which all have unknown logical values, or a path consisting of gates with unknown delay or logical values. In order for the timed test generation algorithm to be complete, we have to ensure that the timed backtrace nds any existing unknown path. In logical backtrace, given that the justi cation list is non-empty, one is guaranteed a successful backtrace to a primary input with an unknown value. However, in our timed backtrace procedure such a path may not satisfy the required delay value for the chosen member of the justi cation list and we may fail to nd an appropriate primary input.
The overall organization of the timed backtrace procedure is given in Figure 9 . The backtrace routine calls backtrace 0 if the output of the current gate is a 0, or calls backtrace 1 if the output of the current gate is a 1 or an unknown (2) . At any given level of recursion in the backtrace, an invariant is that the delay being asked for at the gate under consideration is always less than the upper bound on the possible delay at the gate. The delay asked for may be greater than the lower bound on the possible delay at the gate. In this case, we are backtracing along a logically unknown path.
Backtracing a 1 or a Unknown (2)
The backtrace procedure for backtracing a 1 is given as routine backtrace 1 in Figure 10 . We have two lists, list u corresponding to the list of unknown fanins, and list 1 corresponding to the list of fanins with the 1 logical value. Obviously, we cannot have fanins with logical 0, since that corresponds to a logical con ict.
The fanins to the gate are traversed and the two lists are constructed. If the fanin is on the justi cation list and the required delay at the gate output minus the arc delay from the fanin to the gate output (call it the required delay at the fanin) is within the delay bounds of the fanin, the fanin is placed on list 1. Note that we cannot have a fanin with an unknown logical value on the justi cation list ? we always ask for a particular logical value before we place gates on the justi cation list. If the fanin is not on the justi cation list, then if its value is unknown it is placed on list u, else if the required delay at the fanin (computed as before) is within the delay bounds of the fanin it is placed on list 1. Simultaneously, we are checking the fanins which are not on the justi cation list to see if the delay at the output of the gate is already met by the fanins. 2 Recall that if the output of the and gate is a 1, the slowest 1 at the inputs is responsible for the delay of the circuit. If any of the fanins have a lower bound on their delay value that is greater than their required arrival time, we deem that the delay at the output of the gate has been met.
If the delay at the output of the gate has been met, we try to backtrace unknown logical values. If the delay has not been met, we try to backtrace along paths so as to meet the delay requirements. To elaborate on the above, if the delay has been met, we simply assign logical 1's to the members of list u and recur to the next level of backtrace, with a -INFINITY delay requirement. If the delay has not been met we rst recur on the members of list 1 (candidates for meeting the delay requirement), and then recur on members of list u that are not guaranteed to meet the delay requirement. The delay value for the next level of recursion is computed by subtracting the arc delay from the fanin to the gate output from the current delay value.
Backtracing a 0
Backtracing a 0 is similar to the above procedure. The details of the procedure are given in Figure 11 . As before the fanins to the gate are traversed and two lists are constructed. The two lists correspond to the fanins with 0 logical values, namely those in list 0 and fanins with unknown logical values, namely those in list u.
We check to see if all the fanins with 0 logical values not on the justi cation list meet the required delay value. Recall that the fastest of these 0's is responsible for the delay at the gate output. If each of these 0 fanins has a lower bound greater than the required delay at the fanin (computed by subtracting the arc delay from the fanin to the gate output from the required delay at the gate), we deem the delay at the gate output as having been met. We have ignored the 0 fanins on the justi cation list during this check for the same reason as in backtracing a 1.
If we have met the delay, we recur on members from list u with purely logical requirements, else we recur on members from list 0 and list u with appropriate required delays.
With this discussion of the backtrace procedure we have completed our detailed treatment of the timed-test algorithm and its implementation in TrueD-F. In the following section we present the results of running TrueD-F on a number of examples.
Results
We present a comprehensive set of results using an implementation of the algorithms described in this paper in the program TrueD-F. All circuits in the proposed TAU-92 benchmark set for delay computation were run. These circuits are described in terms of NOR gates. The TAU-92 benchmark set contains the ISCAS-85 combinational logic benchmark set. The examples cbp.12.2 and cbp.16.4 are carry bypass adders, where the rst number corresponds to the number of bits, and the second to the number of blocks. The examples false16cla and false32rpl are high-level synthesis examples, corresponding to input and output multiplexed carry-lookahead and ripple-carry adders.
The example tau92ex1 is an optimized random logic circuit. The statistics of the benchmarks are given in Table 2 . The number of inputs, outputs, and gates are indicated for each example.
In Table 3 , the results obtained by running the timed test generation algorithm for true delay computation are presented. All the examples in the benchmark set were completed within reasonable The large number of backtracks for the carry bypass adders and tau92ex1 can be explained by the large number of checks required (over 100 checks for the adders). The examples in Table 3 that require a large number of backtracks per check are C1908, C2670 and C6288. The example C2670 has an output which is stuck-at fault redundant, and which feeds the output with critical delay. This \global" redundancy results in a large number of backtracks. In fact, delay computation on an irredundant version of the same circuit using TrueD-F requires less than 100 total backtracks. The examples C1908 and C6288 have several stuck-at fault redundancies, and also have a very large number of paths with equal delays, many of which are false. These false paths do not necessarily share long sub-paths. While sets of these paths are proven to be false simultaneously, many such sets have to be considered, resulting in the large number of backtracks. Again, the number of backtracks are reduced when irredundant versions of the above circuits are tested for their true delays.
Summary and Future Work
We presented details on TrueD-F, a sophisticated implementation of timed test generation that uses ideas from the stuck-at fault test generators PODEM 8] and FAN 7] . Timed forward implication, timed backward implication and timed backtrace procedures were developed in a search strategy that determines the truth or falsity of sets of paths simultaneously. In addition to using a novel, and correct, oating delay criterion, the implementation described here signi cantly outperforms other previous delay computation methods.
Ongoing work includes the development of timed learning techniques to further improve the performance of the timed test generation algorithms which compute the oating delay of a circuit, as well as the application of timed test generation in transition delay computation. 
